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Abstract
The Murchison Wideeld Array (MWA) is a next-generation radio telescope
currently under construction in the remote Western Australia Outback. Raw
data will be generated continuously at 5 GiB s 1, grouped into 8 s cadences.
This high throughput motivates the development of on-site, real time process-
ing and reduction in preference to archiving, transport and o-line processing.
Each batch of 8 s data must be completely reduced before the next batch ar-
rives. Maintaining real time operation will require a sustained performance of
around 2:5 TFLOP s 1 (including convolutions, FFTs, interpolations and ma-
trix multiplications). We describe a scalable heterogeneous computing pipeline
implementation, exploiting both the high computing density and FLOP-per-
Watt ratio of modern GPUs. The architecture is highly parallel within and
across nodes, with all major processing elements performed by GPUs. Necessary
scatter-gather operations along the pipeline are loosely synchronized between
the nodes hosting the GPUs. The MWA will be a frontier scientic instrument
and a pathnder for planned peta- and exascale facilities.
Keywords:
1. Introduction
Many sciences are increasingly subject to a \data deluge" [1] which must be
channeled into meaningful scientic results. In the eld of astronomy, the advent
of synoptic survey and other telescopes with very wide elds of view is creating
such a phenomenon. Exacerbating the increasing data volume is the frequent
need to site the telescopes far from interfering sources (e.g. radio transmitters,
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Figure 1: Left: The Murchison Wideeld Array is located close to Boolardy Station in Western
Australia (map courtesy of Google). Right: Photograph of the telescope site.
city lights), on isolated mountain tops, in deserts and even Antarctica. Such
locations are typically poorly served by high speed bre links, motivating the
construction of data analysis engines close to the acquisition hardware. The
Murchison Wideeld Array (MWA) in an excellent example of this trend.
The MWA is a next-generation radio telescope being built near Boolardy
Station in the Western Australian Outback (Figure 1). It will be used to study
the early universe, the Sun, space weather, and transient radio phenomena[2].
The telescope will operate in the 80 to 300 MHz waveband. Cosmologists will
use the MWA to map matter in the Universe during the Epoch of Reionization
soon after the Big Bang, when the earliest stars, galaxies, and quasars formed
[3, 4]. That is the MWA's job by night, when the environment is most radio
quiet. The MWA's job by day will be mapping the Sun, with particular focus on
solar storms and the ever-changing solar magnetic eld that shapes those storms
and in turn determines space weather around Earth [5]. The input data stream
will be 5 GiB s 1 (around 3 PiB per week), which is too large to be streamed
elsewhere for processing without an expensive, dedicated bre link. Instead the
data must be reduced on site, which is a computationally expensive task. We
estimate that a sustained computation rate of 2:5 TFLOP s 1 will be required
to run the data processing pipeline in its desired conguration.
An arid, isolated location is somewhat unconventional for a supercomputer,
and it presents a number of unique challenges for the MWA. Underlying most
of these is supply of electrical power. Far from the power grid, electricity will
be supplied by on-site diesel generators. A maximum of 40 kW is available for
the on-site data centre (exclusive of cooling), but keeping power consumption
below this is strongly desirable.
Graphical Processing Units (GPUs) have evolved into highly parallel com-
pute engines, capable of performing general purpose computations. We leverage
the high computational power (and low power consumption per FLOP) of GPUs
for the highly parallel mathematical operations of the data pipeline, while ap-
2Figure 2: A simple two receptor interferometer. Signals from the two receptors are combined
in the correlator to produce a visibility, a component of the Fourier transform of the sky. The
vector on the ground connecting the two receptors is called a baseline.
plying the strengths of CPUs to data ow control and supporting specialised
calculations (e.g. ephemerides). In this paper, we present the results of our
initial port of the MWA's data processing pipeline to NVIDIA GPUs, using
the CUDA environment in a relatively straightforward fashion. We have im-
plemented the entire pipeline in a basic form on the GPU, since the intrinsic
bandwidth demands are suciently high that minimizing transfers between the
CPU and GPU is essential.
2. The Murchison Wideeld Array
The MWA is a radio interferometer, performing simultaneous observations in
768 frequency \channels" (each with a 40 kHz bandwidth) distributed between
80 and 300 MHz. Measurements from multiple receptors distributed over 
1 km2 are cross-correlated, providing a Fourier representation of the spatial
distribution of ux across the radio sky. In a snapshot, one obtains O(n2)
samples of the Fourier plane for n receptors (Figure 2). The samples are known
as \visibilities," and the Fourier plane is known as the \u{v plane." In general,
more samples in the u{v plane result in better point-source response and in
turn, better image quality. This technique is known as synthesis imaging, and
a good overview of the subject is given in [6].
For the MWA, each receptor comprises a 44 grid of crossed dipole antenn
that are sensitive to two linear polarizations[7]. The eld of view of each dipole
3Tiles 512
Baselines 130816
Channels 768
Channel Bandwidth 40 kHz
Frequencies Covered 80 to 300 MHz
Field of view  20 (frequency dependent)
Data Rate 5 GiB s 1
Operating Cadence 8 s
Table 1: Vital statistics of the Murchison Wideeld Array
covers the entire sky. Each grid is referred to as a \tile." Within each, time
delays are applied to the outputs of the dipoles, enabling them to be phased up
to operate as a single aperture with a collecting area over an order of magnitude
greater than a single dipole and an electronically steerable eld of view (typically
around 20 across). The MWA is distinctive in this respect, as most radio
interferometers rely on steerable reectors. Each tile provides a single input to
the correlator for each of the 768 channels. The correlator combines pairs of
tiles to make \baselines" and forms the visibility corresponding to each. These
broad operating parameters of the MWA are summarised in Table 1.
The MWA has an order of magnitude more correlator inputs than other
present-day instruments, such as the Very Large Array in New Mexico [8{10]
and Allen Telescope Array in California [11, 12], and a eld of view which is
also an order of magnitude greater. The computational burden in the collective
calibration and imaging task includes terms that scale quadratically with the
number of receptors or the eld of view, meaning that the MWA data processing
pipeline presents an extreme computational challenge. We describe the pipeline
system responsible for these calculations in the next section. It functions with
a cadence of 8 s, which is the turnover timescale for the ionospheric eddies rel-
evant to the MWA's waveband. These eddies introduce sky-position dependent
refraction, producing distortion akin to that caused by ripples on the surface of
a swimming pool.
Real time processing is a signicant advance for synthesis imaging in radio
astronomy. Interferometers with tens of receptors typically rely on real time
correlation and o-line computation to generate calibration solutions and sky
images via iterative Fourier techniques. Snapshot image synthesis was proposed
by [13] as a solution to the problem of synthesising wide eld images (see also
[14]), but the computational demands rendered it impractical. Traditionally,
the processing of radio astronomy data has been a manually intensive and time
consuming operation. The visibility data taken from the telescope cannot simply
be Fourier transformed into an image. The instrument must also be calibrated
and the ionospheric distortion removed. Even the Fourier transform must take
account of the incomplete sampling in the u{v plane. The clean algorithm
described by [15] serves as the basis of contemporary radio interferometry.
Although highly successful, it is an iterative and interactive approach, unsuitable
4for use by the MWA. Real time, fully automatic processing is a key requirement
for the instrument, meaning that the entire pipeline must use a deterministic,
single pass algorithm. The MWA required the development of new algorithms,
implemented on novel hardware.
3. The Real Time System
The MWA's Real Time System (RTS) is responsible for processing the visi-
bility data to nished images through a multi-stage pipeline[16], which consists
of the following primary stages:
Visibility Integrator Ingests 0:5 s visibility data from the correlator and in-
tegrates it into 2, 4 and 8 s groupings. Visibilities corresponding to widely
separated tiles are integrated for shorter times. This avoids coherence loss
due to the more rapid variation in time-of-arrival delays induced by the
rotation of the Earth. A visibility integrated for two seconds will appear
four times in a given 8 s cadence, each in a slightly dierent location in
the u{v plane.
Calibration-Measurement Loop (CML) Measures the gain of each tile and
the ionospheric distortion using catalogued point sources. The calibration
problem is reduced to a set of linear equations for each calibration source.
Parameters are position osets due to ionospheric refraction and 2  2
Jones matrices for the polarised response of each tile in the direction of the
calibrator. The CML steps sequentially through a list of calibrator sources,
constraining a direction-dependent gain model of each tile according to an
algorithm described in [17].
Gridder Arranges the visibilities, scattered across the u{v plane onto a regular
grid. This is achieved by convolving each visibility with a carefully chosen
gridding kernel. Ultimately, this kernel will have to be specic to each
visibility, since it is determined by the calibration of the pair of tiles which
contribute to each visibility.
Imager Converts the visibilities (in Fourier space) into images using an FFT.
Polarisation Convertor Removes the direction-dependent response of the dipole
antenn. The task is split into precomputation and application steps. The
application step performs the operation Si = AiPi for each pixel, where
Pi is a vector containing the four observed polarisations for pixel i, Si is
the deprojected vector, and Ai is a 44 complex matrix representation of
the transform between the two vectors. The precomputation step supplies
Ai for each pixel.
Regridder Resamples the image from an instantaneous at sky projection to
the curved celestial sphere, and corrects the ionospheric distortion. This
stage is also split into precomputation and application steps. The precom-
putation denes a many-to-many mapping between pixels, which is then
used by the application step to redistribute the measured radio uxes.
5Visibility Data 6:5 MiB per channel
Image Data 20 MiB per channel
Calibration Data 5 MiB per node
Ionospheric Data shared for ionospheric t 300 B per node
Polarisation Conversion Data 162 MiB per node
Regridding Data 12 MiB per node
Table 2: Approximate data sizes for the dierent stages of the MWA pipeline. All quantities
are per 8 s cadence. We anticipate that each node will process twelve channels of data
Table 2 shows some of the data structure sizes which are used in the pipeline.
Most gures are approximate, with the exact values depending on the precise
parameters of an observing run. Note that the size of the ionospheric t data
(which must be shared between nodes, see further discussion below) is very
small.
Figure 3 is a ow chart of the RTS, including estimated data rates and
FLOP requirements for each pipeline stage (there is no estimate for the visibil-
ity integrator, since most of the work in that stage is in networking with the
correlator). The computational budget is based on strenuous but reasonable
operating parameters and algorithms, and a complete set of data must ow
through the pipeline every 8 s. Dependent on the parameters selected, the ex-
act FLOP budget is uncertain to within a factor of two. Although comparing
theoretical FLOP needs to real processors is fraught with diculties, it is evi-
dent that the MWA will require an on site supercomputer capable of sustaining
around 2:5 TFLOP s 1 in order to ensure success.
The data rate of the nal images is still approximately 3 GiB s 1, compa-
rable to the visibility data rate from the correlator. However, the processed
images can be averaged together, reducing the nal data volume. This is not
possible with the raw visibility data. The number of 8 s cadences which must
be averaged will be determined by the on site storage capacity and frequency
of site visits. It is expected that a `snapshot' mode will be provided where 8 s
data is saved, to allow high time resolution analysis of transient events.
The RTS is a very parallel system. Each of the 768 channels is almost en-
tirely independent of the others. The exception is within the CML, where both
the calibration and ionospheric measurements benet from combining data from
multiple channels. Within each channel there is ner grained parallelism, oper-
ating at the level of individual visibilities or pixels but with frequent synchro-
nisations required. We make use of this split in our implementation of the RTS
and the design of the Real Time Computer.
3.1. The Real Time Computer
The Real Time Computer (RTC) will be responsible for running the RTS,
and its design is heavily inuenced by the unique needs of the RTS. In the base-
line conguration, there will be 32 worker nodes, each accepting two 1000BASE-
T cables from the FPGA correlator. Each worker node ingests data for a xed
set of 24 channels from the correlator, and runs it through the RTS pipeline.
6Figure 3: Schematic ow chart of the Real Time System, showing the main pipeline stages.
Estimates based on 50 calibration sources within the CML, an 11  11 gridding kernel, pro-
ducing 1125  1125 pixel nal images and using a ux-conserving regridding method. We do
not provide a FLOP estimate for the visibility integrator, since it is dominated by the cost of
networking with the correlator. The pipeline must be completed within 8 s
7At this level, we are pursuing weak parallel scaling; adding more nodes (up to
a maximum of 32) enables more channels to be processed. Within each worker
node are two GPUs, which will each perform the pipeline calculations for 12
channels. Here we require strong scaling, since we have a xed amount of work
to be completed in the smallest possible time (and certainly within 8 s).
The channels given to each GPU will be consecutive in frequency. This choice
is driven by the requirements of the CML. The calibration benets from com-
bining consecutive channels (since the unknown tile gain may then be Taylor-
expanded in frequency), while the ionospheric measurements work best with
widely spaced frequencies (since the response of the ionosphere is a known func-
tion of frequency). The ionospheric t requires six oating point numbers per
source (the t itself is described by two oating point numbers per source), while
the visibility data associated with a single channel is over 6 MiB (see Table 2).
It is therefore best to perform the calibration within a single GPU, and share
the ionospheric data between GPUs.
Our early tests suggest that a full core must be dedicated to managing
the UDP packets streaming from the correlator along each input cable. We
anticipate that each node will contain a single hexa-core processor, to ensure
that the data ow can be managed smoothly.
The master node is responsible for constructing the ionospheric solution from
data supplied by the workers, and supplying the polarisation conversion and
regridding precomputations. The ionospheric t results are distributed at the
cadence of the data ow in the RTS (i.e., every 8 s). Supplemental information
for the polarisation conversion and regridding stages can be \pre-computed"
based on array geometry and Earth rotation. This is also disseminated to the
worker nodes, but on slower time scales.
Sixty four high end GPUs will consume approximately 16 kW of electricity.
If each host node consumes a further 300 W, the total power consumption of the
computational hardware will be approximately 25:6 kW, leaving spare capacity
in the 40 kW power budget for the networking switches, disk arrays and head
node.
Other hardware possibilities for the pipeline were considered, but rejected
in favour of a system based on o-the-shelf GPUs. We made a detailed study of
MIPS processors, but found that the FLOP requirements were too high, given
the power constraints (as we shall see in Section 6, not even high end server
processors come close to attaining the 8 s cadence). A complete FPGA solu-
tion would almost certainly have a lower power consumption than the GPU
solution, but was not practical. The best example of this is the FPGA corre-
lator constructed for the MWA. Although the computational steps required for
correlation are very well dened and understood, the scale of the MWA made
construction of the correlator extremely dicult. The tasks performed by the
RTS are far less well dened (indeed, simply creating a single-pass algorithm for
the calibration of the visibility data was a major scientic feat for the MWA),
so the creation of an FPGA solution was deemed utterly infeasible. A GPU
solution allows far more exibility in system design, and performance is certain
to increase substantially on a relatively short timescale. Similar considerations
8Figure 4: Architecture of the Real Time Computer, which will run the Real Time System for
the Murchison Wideeld Array. Each worker node contains two GPUs, and is connected to
the correlator by two ethernet cables.
eliminated the Cell processor from consideration. Although not as dicult to
program as FPGAs, the Cell programming environment is still not as straight-
forward as GPUs. Together with the cost advantages aorded by their origin as
consumer hardware, a system based on GPUs was the option with the greatest
probability of success.
4. Approach to GPU Acceleration
The RTS is implemented in C, making the NVIDIA CUDA environment[18{
20] a natural choice for the GPU implementation[21]. A prior feasibility study[22]
had demonstrated that GPU acceleration was benecial for elements of the RTS,
and this was used to guide the implementation of GPU processing for the en-
tire pipeline. Each pipeline stage was well contained, with dened inputs and
outputs, enabling an incremental approach. Inclusion of GPU acceleration is
a compile-time decision, through the use of a pre-processor macro. Continued
maintenance of the CPU code is required to enable others without CUDA-
capable GPUs or CUDA programming experience to contribute new algorithms
to the RTS.
Within each pipeline stage, we identied large loops (typically over visibili-
ties or pixels). The loop bodies became CUDA kernels, and the loops themselves
grids of thread blocks. Such an approach requires that individual loop iterations
be independent, which is generally the case throughout the RTS. GPU data is
held in `mirror' entries inside the relevant data structures. Figure 5 shows how
the data structure for an image contains a data eld for the CPU data, and a
9typedef struct _image_t {
int sizex;
int sizey;
// Other fields [..]
// Pointer to CPU data
float *data[MAX_POLS];
#ifdef MWA_GPU
// Pointer to GPU data
float *d_data;
#endif
} image_t;
Figure 5: A sample data structure for the CUDA-enabled Real Time System. Inclusion of the
GPU data pointer is controlled by a preprocessor macro.
d data eld for the GPU data. The allocate and release routines for each data
structure were modied to manipulate GPU memory as well.
Extra routines transferred data between the GPU and CPU. The cost of
these transfers made it essential to implement the entire data processing pipeline
on the GPU. Often the actual transfer was relatively quick - the time was
dominated by the need to pack data into pinned memory1 on the host machine
(more on this below). Transferring the data back and forth between the CPU
and GPU at multiple points within the pipeline would negate the speed of the
GPU. This is particularly true for the CML, which consists of a number of
smaller routines.
Even with the full pipeline implemented on the GPU, the transfers at the
beginning and end of each 8 s cadence were still expensive, and extra eorts
were made to minimise these. The datastructure describing a collection of visi-
bilities was a regular block of complex oating point values. However, this was
accessed with vis[i][j][k] pointer-to-pointer-to-array semantics, rather than
the vis[k+ny*(j+i*nx)] approach of computed indices. The GPU obviously
used the latter notation for performance, but converting between the two rep-
resentations was slow. The data rst had to be copied into contiguous memory
on the host, and then transferred to the GPU. Changing the semantics of the
entire CPU code was not practical given the time constraints placed on this
project, so we made use of the amalloc library [23] to preserve the semantics
in the majority of the code while allocating contiguous storage. We then modi-
ed amalloc itself to use pinned memory, enabling faster DMA transfers to the
GPU.
1Pinned memory is memory which cannot be paged to disk by the virtual memory system.
It is essential for Direct Memory Access (DMA) transfers by the GPU
10There were also portions of the code where CPU code made use of an array
of structures. For the GPU, this had to be converted to a structure of arrays.
Initially, we performed the conversions on the CPU, and transferred the resulting
arrays to the GPU. However, this did not give satisfactory performance, so we
moved the conversion to the GPU. The GPU's increased memory bandwidth
cut the time required dramatically. Further gains would be possible through
using pinned memory on the host, but this is not possible in the current CPU
code.
This framework enabled rapid implementation of a GPU accelerated data
pipeline. Converting loop bodies to CUDA kernels was generally straightfor-
ward. However, there were some exceptions to this, which had to be given
special treatment. The most signicant of these was the gridder, which we will
describe in detail in Section 5.
5. Acceleration of the Gridder
The job of the gridder is to take the visibilities scattered across the u{v
plane, and interpolate them onto a regular grid prior to the FFT performed by
the imager. Mathematically, this is achieved by convolving each visibility, Vi
located at (ui;vi) with a compact gridding convolution function (GCF):
Vgrid(u;v) =
X
i
fi(r)  Vi(u   ui;v   vi) (1)
where the GCF fi(r) is zero for some r > rmax. In the nal system, rmax
is expected to be around twelve pixels, in order to enable correction of all of
the structure in the telescope beam. In current version of the RTS, we use a
spheroidal function from [24] as the GCF, which has the property of being its
own Fourier transform. In this case, all the fi are identical. Ultimately, the
optimal GCF will be determined by the CML, with a unique GCF for each
visibility.
Programmatically, we compute the distance from the visibility to the centre
of a given pixel, and then add the value of fi(r)Vi to that grid cell. There
are two ways to implement this procedure - as a scatter or a gather. In a
scatter operation, each visibility adds its contribution to the pixels within range,
whereas in a gather, each pixel will nd the visibilities in range and take a
contribution from them.
The C code took the scatter approach. For each visibility, the RTS calculated
which 2rmax  2rmax patch of pixels it aected, and then added the weighted
values to those pixels. In the case of rmax = 12, each pixel is aected by around
60 visibilities.
However, scatter algorithms are not thread safe. In the context of the grid-
der, the simple porting method described in Section 4 fails dramatically. If we
give each visibility to a CUDA thread, a race condition develops whenever the
2rmax  2rmax pixel patches associated with a pair of visibilities overlap; we
don't know which thread will write which value. The CUDA API lacks atomic
11oating point instructions (although they are available for integers, and will be
available for oating point variables in the upcoming \Fermi" GPUs), so this
race condition results in undened behaviour. We veried this with a `scatter'
kernel written in the manner outlined in Section 4. The gridded data were
dramatically dierent from the reference CPU implementation, with many vis-
ibilities prominently missing. This is a problem which has been considered in
connection with other parallel architectures [25].
5.1. OpenGL Gridder
While most of the hardware in NVIDIA GPUs used by graphics applications
is also accessible via CUDA, there is some functionality that is currently avail-
able only via graphics APIs such as DirectX and OpenGL. In particular, atomic
oating point addition can be performed by rendering to the framebuer with
additive blending enabled. With this ability, the gridder can be written as a
scatter operation. We experimented with an OpenGL-based gridder, which took
advantages of specic features of the OpenGL graphics pipeline. For each visibil-
ity, we simply rendered a screen-aligned quadrilateral texture-mapped with the
appropriate GCF, under an orthographic projection and with additive blending
enabled. In addition to atomic accumulation in the framebuer, this imple-
mentation takes advantage of xed-function hardware for rasterization. In this
setting, the rasterizer eciently computes which pixels are aected by a given
visibility and spawns threads only for visibility-pixel pairs that contribute to
the nal result. Computationally, the algorithm is O(vk), for v visibilities and
k pixels in each GCF. Although this approach works well, those using, main-
taining and developing future generations of the RTS will be experienced in C,
but not OpenGL. Accordingly, we developed an alternative approach in CUDA.
5.2. CUDA Gridder
The simplest gather algorithm for a CUDA gridder would give each grid pixel
to a thread. That thread would then examine each of the 130,000 visibilities
in turn. If a visibility were within range, its contribution would be added to
the pixel. We tested this approach and found that it produced correct results
but took approximately 20 s. This is not surprising given the calculation above;
each pixel requires values from 60 visibilities (on average), but had to examine
130,000 to nd them. Each visibility incurred a full DRAM access latency (since
GPUs lack caches), resulting in the extremely slow performance.
To reduce the search space, we binned the data. We divided the pixel grid
up into 24  24 pixel bins, and sorted the visibilities according to the bin in
which they fell. The bins were this size in order to ensure that the largest GCF
we were likely to encounter would be covered. From the sorted list of visibilities,
we built look up tables of the `rst' and `last' visibilities within each bin. When
the CUDA gridding kernel started, each thread would compute the bin in which
its own pixel fell. The thread would then know that its pixel was only aected
by visibilities in its own bin and the eight bins surrounding it. The look up
tables of `rst' and `last' visibilities then enabled each thread to restrict itself to
12nearby visibilties, leading to substantial speed gains. We further optimised the
gridding by noting that patches of adjacent pixels (calculated by a single CUDA
thread block) would lie within the same bin, and hence could collaborate. Many
visibilities could be loaded at once into shared memory, and used by all of the
threads in the block. We made use of the thrust library [26] to perform the
visibility sort on the GPU, as well as for some other ancilliary operations.
The binning stage has complexity O(v logv) for v visibilities, while the con-
volution stage has complexity O(p) for an image size of p pixels. The prefactors
for these scalings is controlled by the size of the gridding convolution function.
We are presently working on further optimising the gridder, to enable the bin-
ning to reect the non-uniform distribution of visibilities in the u{v plane. This
will be presented in a future paper.
6. Benchmarks
We present a performance comparison between the CPU and GPU imple-
mentations of the RTS. The CPU for all cases was a single core of an Intel
Core-i7 920 (2:67 GHz \Nehalem") with 6 GiB of memory. For the GPU times,
an NVIDIA Tesla C1060 was used. The `master' process ran on a separate core
of the same machine.
The worker processed twelve channels on its single GPU, following the de-
sign of Section 3.1. Fifty calibration sources were used by the CML in order
to measure the tile gains and ionospheric distortion. The gridder sorted the
visibilities into 24  24 pixel bins, which is the eective gridding kernel size
(note that this is larger than the gridding kernel used to produce Figure 3, but
represents the largest convolution kernels we expect to require). With a 21:4
eld of view, 11251125 pixel nal images were produced (matching the image
size assumed in Figure 3).
In Table 3, we show sample benchmarks for the computationally intensive
portions of the code. These timings are for particular computationally intensive
portions of the code (the `work' time), and neglect all other operations (such
as memory allocation and data transfer). On the GPU side, these generally
represent the time the GPU spends executing kernels. Although most of the
calculations are performed in single precision, the CPU code does make use of
some double precision library calls. When we reimplemented these libraries on
the GPU, we converted them to single precision. The calibration loop benets
enormously from GPU acclerations, and substantial gains are also made by the
polarisation conversion and regridding stages. The gridder has also become
substantially faster, despite the drastic change in algorithm.
Table 4 shows timing information for the full code running with the param-
eters described above. The timings include several extra steps which were not
included in the timings of Table 3. For example, the `Imaging' line of Table 4
includes the `Imager FFT' line of Table 3, plus allocation of temporary memory
and the data re-ordering required by the two FFT libraries. The Polarisation
Conversion and Regridding times do not include the Precomputation phase for
each of these stages, since these are not performed on every 8 s cadence. The
13Stage CPU (ms) GPU (ms) Speed up
Main Calibrator Loop 424790 2858 148
Gridding Convolution (CUDA) 13285 590 22
Imager FFT 1564 172 9
Polarisation Conversion Engine 1572 46 34
Regridding Engine 4104 147 28
Table 3: Comparison of the `work' times of various portions of the code. The `work' time of a
pipeline stage is the main computational load with activities such as memory allocation and
data transfer omitted.
Stage CPU (sec) GPU (sec)
Acquire Data 1:09 1:08
Send GPU 0:0 0:03
Calibrator Measurement Loop 500:52 3:58
Gridding Preparation 5:13 0:17
Gridding 14:70 1:40
Imaging 3:78 0:34
Receive GPU 0:0 0:05
Polarisation Conversion 3:56 0:10
Regridding 4:55 0:49
Cleanup 0:01 0:13
Total 533:34 7:37
Table 4: Comparison of CPU and GPU timings for individual stages of the RTS. Timings
are for a 12 channels, with the CML using 50 calibration sources. The gridding convolution
function was 2424 pixels in size, and 11251125 pixel images were produced. These timings
do not include the precomputations for the Polarisation Conversion and Regridding stages.
Calibrator Measurement Loop time includes the MPI communication with the
master node, but this is irrelevant, due to the very small quantity of data sent
and received (see Table 2). The dierence in CML times between Table 3 and
Table 4 is due to the initialisation (e.g. memory allocations and array zeroing)
performed each 8 s cadence.
The porting process described here emphasised completeness over speed.
This was driven by the expense of memory transfers between host and GPU,
as outlined in Section 4. We have begun optimising the pipeline, in order to
decrease the processing time further. Some of the optimisations are related
purely to the CPU side, some involve overlapping GPU and CPU execution,
while other concern the GPU kernels themselves.
Although not directly related to the GPUs, data acquisition is a signicant
task in the RTS. The `Acquire Data' item in Table 4 represents the time required
to read the data from the system hard drive (or accept the correlator packets in
the full system), and run the visibility integrator. This is handled by a separate
thread, so the reported time is how long the main pipeline thread is obliged to
wait for its data to be ready. It is evident that the data acquisition thread is
having diculty maintaining an adequate data rate in the current version of
14the code, since the pipeline thread has to wait over a second on each cadence.
If this time could be removed, larger images could be made; we estimate a 30
eld of view could be set, producing 1600  1600 images.
The simplest optimisation to the GPU code is to ensure that all `workspace'
arrays are pre-allocated at initialisation, and not allocated and released within
each routine (this work has already begun, and is associated with the `Cleanup'
line in Table 4). Storing 12 channels of data only requires around 500 MiB of
RAM, so there will be plenty of space remaining on a Tesla card for persistent
`workspace' allocations. The possibility of using the asynchronous CUDA API
is also under consideration. Currently, all kernel invocations are forced to be
synchronous, but this is not really necessary given that each channel is almost
entirely independent of all the others. The processing of each channel typically
proceeds as a set of small calculations to determine kernel arguments, followed
by a kernel launch. By using the asynchronous API, the calculation of the
kernel arguments could be overlapped with the kernel invocation on the previous
channel's data. It would also be possible to stream each channel's data on to
the GPU while processing started on the previous channel.
We have instrumented the CUDA pipeline itself, enabling us to measure the
memory bandwidth usage and FLOP count of each kernel. We have found that
very few kernels come close to the peak performance of the GPU in terms of both
FLOPs and memory bandwidth. Over the entire pipeline, we have a sustained
performance of about 50 GFLOP s 1 and a sustained bandwidth (on the GPU
itself) of about 28 GiB s 1. Note that when scaled to 64 GPUs, the implied
performance is 3:2 TFLOP s 1, consistent with the 2:5 TFLOP s 1 estimate
of Section 3. We are currently working to increase the pipeline performance,
in order to make it closer to the theoretical peak of the GPUs. Some of the
dierence is certain to be intrinsic to the nature of the required computations,
but we are condent that higher performance is possible. For example, the
order of array indexing on the GPU usually follows that on the CPU, but this
often gives poor memory transaction coalescing on the GPU. Re-ordering the
arrays to maximise memory coalesing is certain to give substantial increases in
performance.
The combination of all modules of the RTS, including supporting book-
keeping operations must run end-to-end in under 8 s. The GPU implementation
described here achieves this goal for the runtime parameters described, while
the CPU version does not (Table 4). Even processing a single channel on the
CPU takes over forty seconds. The overall speed up from using the GPU is
around 72 with these parameters. The GPU-accelerated pipeline is already
in use at the MWA site, processing data from the prototype (consisting of 32
tiles).
7. Conclusion
In this paper we have presented the results of our initial port of the MWA's
data processing pipeline to NVIDIA GPUs. This computationally intensive
pipeline must operate on an 8 s cadence in order to keep up with the data ow
15from the instrument. The original, single threaded, scalar CPU code took over
500 s to complete the processing of the data with reasonable operating param-
eters, and adding more CPUs to the system is not possible due to the electrical
power constraints. By implementing the entire data processing pipeline on the
GPU, we were able to process all of the data required within the 8 s deadline.
Futher optimisation and future GPU hardware promise to increase both the size
of images produced and the accuracy of the image calibration. A GPU system
is already on site, and processing data for the 32 tile prototype.
The Murchison Wideeld Array is one of the next generation instruments
to threaten a data deluge. We have demonstrated how GPU acceleration can
be used to manipulate and manage this ow. As a technology demonstrator for
the proposed Square Kilometer Array[27], whose processing needs are projected
to be on the order of 1 EFLOP s 1, the MWA shows that highly parallel GPU
processing is a practical part of a scalable heterogeneous computing platform
for processing this data stream.
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